From: Richard Henderson <richard.henderson@linaro.org>
Date: Mon, 19 Jun 2023 09:08:41 +0000 (+0200)
Subject: target/microblaze: Define TCG_GUEST_DEFAULT_MO
X-Git-Tag: pull-xen-20230801~65^2~6
X-Git-Url: http://xenbits.xensource.com/gitweb?a=commitdiff_plain;h=f6ff4923b92ceefbe5650c3e90ccdcc57dc60fb7;p=people%2Faperard%2Fqemu-dm.git

target/microblaze: Define TCG_GUEST_DEFAULT_MO

The microblaze architecture does not reorder instructions.
While there is an MBAR wait-for-data-access instruction,
this concerns synchronizing with DMA.

This should have been defined when enabling MTTCG.

Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar@zeroasic.com>
Fixes: d449561b130 ("configure: microblaze: Enable mttcg")
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---

diff --git a/target/microblaze/cpu.h b/target/microblaze/cpu.h
index 3525de144c..a7b040abd4 100644
--- a/target/microblaze/cpu.h
+++ b/target/microblaze/cpu.h
@@ -24,6 +24,9 @@
 #include "exec/cpu-defs.h"
 #include "qemu/cpu-float.h"
 
+/* MicroBlaze is always in-order. */
+#define TCG_GUEST_DEFAULT_MO  TCG_MO_ALL
+
 typedef struct CPUArchState CPUMBState;
 #if !defined(CONFIG_USER_ONLY)
 #include "mmu.h"