Fix an inverted pair of checks, drop an incorrect instance of #UD
raising for non-64-bit mode, and add further generic checks.
Note: Despite what SDM Vol 2 rev 067 states, EVEX.V' is _not_ ignored
outside of 64-bit mode when the field does not encode a register.
Just like EVEX.VVVV is required to be 0b1111 in that case, EVEX.V'
is required to be 1 there.
Also rename the bcst field to br, as #UD generation for individual insns
will need to consider both of its possible meanings.
Signed-off-by: Jan Beulich <jbeulich@suse.com>
Acked-by: Andrew Cooper <andrew.cooper3@citrix.com>
uint8_t w:1;
uint8_t opmsk:3;
uint8_t RX:1;
- uint8_t bcst:1;
+ uint8_t br:1;
uint8_t lr:2;
uint8_t z:1;
};
evex.raw[1] = vex.raw[1];
evex.raw[2] = insn_fetch_type(uint8_t);
- generate_exception_if(evex.mbs || !evex.mbz, EXC_UD);
+ generate_exception_if(!evex.mbs || evex.mbz, EXC_UD);
+ generate_exception_if(!evex.opmsk && evex.z, EXC_UD);
if ( !mode_64bit() )
- {
- generate_exception_if(!evex.RX, EXC_UD);
evex.R = 1;
- }
vex.opcx = evex.opcx;
break;
d = (d & ~DstMask) | DstMem;
/* Becomes a normal DstMem operation from here on. */
case DstMem:
+ generate_exception_if(ea.type == OP_MEM && evex.z, EXC_UD);
if ( state->simd_size )
{
generate_exception_if(lock_prefix, EXC_UD);