]> xenbits.xensource.com Git - qemu-xen.git/commit
projects / qemu-xen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4782248) | patch
target/ppc: 405: Rename MSR_POW to MSR_WE
authorFabiano Rosas <farosas@linux.ibm.com>
Fri, 28 Jan 2022 12:15:03 +0000 (13:15 +0100)
committerCédric Le Goater <clg@kaod.org>
Fri, 28 Jan 2022 12:15:03 +0000 (13:15 +0100)
commit645d843ca55f0a7aa9be3ef19694d5a44b002f6e
tree3a19bbb1fa3db0cb98bdb7d995bb94164b6f346btree
parent47822486f5e7d6dad8d9a2381d127a831a3c5c11commit | diff
target/ppc: 405: Rename MSR_POW to MSR_WE

Bit 13 is the Wait State Enable bit. Give it its proper name.

As far as I can see we don't do anything with MSR_POW for the 405, so
this change has no effect.

Suggested-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Fabiano Rosas <farosas@linux.ibm.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20220118184448.852996-2-farosas@linux.ibm.com>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
target/ppc/cpu.h diff | blob | blame | history
target/ppc/cpu_init.c diff | blob | blame | history
qemu-xen (upstream qemu) tree.