]> xenbits.xensource.com Git - qemu-upstream-4.5-testing.git/commit
projects / qemu-upstream-4.5-testing.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fcc803d) | patch
target-xtensa: implement CACHEATTR SR
authorMax Filippov <jcmvbkbc@gmail.com>
Wed, 5 Dec 2012 03:15:21 +0000 (07:15 +0400)
committerBlue Swirl <blauwirbel@gmail.com>
Sat, 8 Dec 2012 18:48:26 +0000 (18:48 +0000)
commit4e41d2f5830a76d3fe92b3d3b18cc9f2ee927770
tree60e3cc172d4aa177b460d5e72b176a8bd3c95915tree
parentfcc803d119a4c01a9b0ee5bda35fda1eeabffa33commit | diff
target-xtensa: implement CACHEATTR SR

In XEA1, the Options for Memory Protection and Translation and the
corresponding TLB management instructions are not available. Instead,
functionality similar to the Region Protection Option is available
through the cache attribute register. See ISA, A.2.14 for details.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
target-xtensa/cpu.c diff | blob | history
target-xtensa/cpu.h diff | blob | history
target-xtensa/helper.c diff | blob | history
target-xtensa/overlay_tool.h diff | blob | history
target-xtensa/translate.c diff | blob | history
Obsolete Upstream Qemu based repository for xen-4.5-testing