]> xenbits.xensource.com Git - people/julieng/xen-unstable.git/commit
projects / people / julieng / xen-unstable.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c38f9e4) | patch
xen/arm: vgic-v3: Make clear that GICD_*SPI_* registers are reserved
authorJulien Grall <julien.grall@citrix.com>
Wed, 18 Nov 2015 17:28:06 +0000 (17:28 +0000)
committerIan Campbell <ian.campbell@citrix.com>
Wed, 25 Nov 2015 12:29:30 +0000 (12:29 +0000)
commit2a91f05083c33f69d19ec3ee037b4536f9dd4516
treed2c254dc9f69f2919d37de6d8b1979fa6123b030tree
parentc38f9e4d673a485c08c690dc1a2fe8455206fe25commit | diff
xen/arm: vgic-v3: Make clear that GICD_*SPI_* registers are reserved

Our vGIC emulation have GICD_TYPER.MBIS set to 0 which means that
GICD_*SPI_* registers are reserved. Implement them using the *_reserved
labels.

Also, implement theses registers for the read part.

Signed-off-by: Julien Grall <julien.grall@citrix.com>
Acked-by: Ian Campbell <ian.campbell@citrix.com>
xen/arch/arm/vgic-v3.c diff | blob | blame | history
Unnamed repository; edit this file 'description' to name the repository.