ia64/xen-unstable

view xen/include/asm-ia64/linux-xen/asm/kregs.h @ 7922:0ee00faf332d

Adapt to removal of #ifdef ia64 in xmalloc (handle SMP_CACHE_SHIFT)
author djm@kirby.fc.hp.com
date Wed Nov 23 15:23:28 2005 -0600 (2005-11-23)
parents 06d84bf87159
children
line source
1 #ifndef _ASM_IA64_KREGS_H
2 #define _ASM_IA64_KREGS_H
4 /*
5 * Copyright (C) 2001-2002 Hewlett-Packard Co
6 * David Mosberger-Tang <davidm@hpl.hp.com>
7 */
8 /*
9 * This file defines the kernel register usage convention used by Linux/ia64.
10 */
12 /*
13 * Kernel registers:
14 */
15 #define IA64_KR_IO_BASE 0 /* ar.k0: legacy I/O base address */
16 #define IA64_KR_TSSD 1 /* ar.k1: IVE uses this as the TSSD */
17 #define IA64_KR_PER_CPU_DATA 3 /* ar.k3: physical per-CPU base */
18 #define IA64_KR_CURRENT_STACK 4 /* ar.k4: what's mapped in IA64_TR_CURRENT_STACK */
19 #define IA64_KR_FPU_OWNER 5 /* ar.k5: fpu-owner (UP only, at the moment) */
20 #define IA64_KR_CURRENT 6 /* ar.k6: "current" task pointer */
21 #define IA64_KR_PT_BASE 7 /* ar.k7: page table base address (physical) */
23 #define _IA64_KR_PASTE(x,y) x##y
24 #define _IA64_KR_PREFIX(n) _IA64_KR_PASTE(ar.k, n)
25 #define IA64_KR(n) _IA64_KR_PREFIX(IA64_KR_##n)
27 /*
28 * Translation registers:
29 */
30 #define IA64_TR_KERNEL 0 /* itr0, dtr0: maps kernel image (code & data) */
31 #define IA64_TR_PALCODE 1 /* itr1: maps PALcode as required by EFI */
32 #define IA64_TR_PERCPU_DATA 1 /* dtr1: percpu data */
33 #define IA64_TR_CURRENT_STACK 2 /* dtr2: maps kernel's memory- & register-stacks */
35 /* Processor status register bits: */
36 #define IA64_PSR_BE_BIT 1
37 #define IA64_PSR_UP_BIT 2
38 #define IA64_PSR_AC_BIT 3
39 #define IA64_PSR_MFL_BIT 4
40 #define IA64_PSR_MFH_BIT 5
41 #define IA64_PSR_IC_BIT 13
42 #define IA64_PSR_I_BIT 14
43 #define IA64_PSR_PK_BIT 15
44 #define IA64_PSR_DT_BIT 17
45 #define IA64_PSR_DFL_BIT 18
46 #define IA64_PSR_DFH_BIT 19
47 #define IA64_PSR_SP_BIT 20
48 #define IA64_PSR_PP_BIT 21
49 #define IA64_PSR_DI_BIT 22
50 #define IA64_PSR_SI_BIT 23
51 #define IA64_PSR_DB_BIT 24
52 #define IA64_PSR_LP_BIT 25
53 #define IA64_PSR_TB_BIT 26
54 #define IA64_PSR_RT_BIT 27
55 /* The following are not affected by save_flags()/restore_flags(): */
56 #define IA64_PSR_CPL0_BIT 32
57 #define IA64_PSR_CPL1_BIT 33
58 #define IA64_PSR_IS_BIT 34
59 #define IA64_PSR_MC_BIT 35
60 #define IA64_PSR_IT_BIT 36
61 #define IA64_PSR_ID_BIT 37
62 #define IA64_PSR_DA_BIT 38
63 #define IA64_PSR_DD_BIT 39
64 #define IA64_PSR_SS_BIT 40
65 #define IA64_PSR_RI_BIT 41
66 #define IA64_PSR_ED_BIT 43
67 #define IA64_PSR_BN_BIT 44
68 #define IA64_PSR_IA_BIT 45
70 /* A mask of PSR bits that we generally don't want to inherit across a clone2() or an
71 execve(). Only list flags here that need to be cleared/set for BOTH clone2() and
72 execve(). */
73 #define IA64_PSR_BITS_TO_CLEAR (IA64_PSR_MFL | IA64_PSR_MFH | IA64_PSR_DB | IA64_PSR_LP | \
74 IA64_PSR_TB | IA64_PSR_ID | IA64_PSR_DA | IA64_PSR_DD | \
75 IA64_PSR_SS | IA64_PSR_ED | IA64_PSR_IA)
76 #define IA64_PSR_BITS_TO_SET (IA64_PSR_DFH | IA64_PSR_SP)
78 #define IA64_PSR_BE (__IA64_UL(1) << IA64_PSR_BE_BIT)
79 #define IA64_PSR_UP (__IA64_UL(1) << IA64_PSR_UP_BIT)
80 #define IA64_PSR_AC (__IA64_UL(1) << IA64_PSR_AC_BIT)
81 #define IA64_PSR_MFL (__IA64_UL(1) << IA64_PSR_MFL_BIT)
82 #define IA64_PSR_MFH (__IA64_UL(1) << IA64_PSR_MFH_BIT)
83 #define IA64_PSR_IC (__IA64_UL(1) << IA64_PSR_IC_BIT)
84 #define IA64_PSR_I (__IA64_UL(1) << IA64_PSR_I_BIT)
85 #define IA64_PSR_PK (__IA64_UL(1) << IA64_PSR_PK_BIT)
86 #define IA64_PSR_DT (__IA64_UL(1) << IA64_PSR_DT_BIT)
87 #define IA64_PSR_DFL (__IA64_UL(1) << IA64_PSR_DFL_BIT)
88 #define IA64_PSR_DFH (__IA64_UL(1) << IA64_PSR_DFH_BIT)
89 #define IA64_PSR_SP (__IA64_UL(1) << IA64_PSR_SP_BIT)
90 #define IA64_PSR_PP (__IA64_UL(1) << IA64_PSR_PP_BIT)
91 #define IA64_PSR_DI (__IA64_UL(1) << IA64_PSR_DI_BIT)
92 #define IA64_PSR_SI (__IA64_UL(1) << IA64_PSR_SI_BIT)
93 #define IA64_PSR_DB (__IA64_UL(1) << IA64_PSR_DB_BIT)
94 #define IA64_PSR_LP (__IA64_UL(1) << IA64_PSR_LP_BIT)
95 #define IA64_PSR_TB (__IA64_UL(1) << IA64_PSR_TB_BIT)
96 #define IA64_PSR_RT (__IA64_UL(1) << IA64_PSR_RT_BIT)
97 /* The following are not affected by save_flags()/restore_flags(): */
98 #define IA64_PSR_CPL (__IA64_UL(3) << IA64_PSR_CPL0_BIT)
99 #define IA64_PSR_IS (__IA64_UL(1) << IA64_PSR_IS_BIT)
100 #define IA64_PSR_MC (__IA64_UL(1) << IA64_PSR_MC_BIT)
101 #define IA64_PSR_IT (__IA64_UL(1) << IA64_PSR_IT_BIT)
102 #define IA64_PSR_ID (__IA64_UL(1) << IA64_PSR_ID_BIT)
103 #define IA64_PSR_DA (__IA64_UL(1) << IA64_PSR_DA_BIT)
104 #define IA64_PSR_DD (__IA64_UL(1) << IA64_PSR_DD_BIT)
105 #define IA64_PSR_SS (__IA64_UL(1) << IA64_PSR_SS_BIT)
106 #define IA64_PSR_RI (__IA64_UL(3) << IA64_PSR_RI_BIT)
107 #define IA64_PSR_ED (__IA64_UL(1) << IA64_PSR_ED_BIT)
108 #define IA64_PSR_BN (__IA64_UL(1) << IA64_PSR_BN_BIT)
109 #define IA64_PSR_IA (__IA64_UL(1) << IA64_PSR_IA_BIT)
111 /* User mask bits: */
112 #define IA64_PSR_UM (IA64_PSR_BE | IA64_PSR_UP | IA64_PSR_AC | IA64_PSR_MFL | IA64_PSR_MFH)
114 /* Default Control Register */
115 #define IA64_DCR_PP_BIT 0 /* privileged performance monitor default */
116 #define IA64_DCR_BE_BIT 1 /* big-endian default */
117 #define IA64_DCR_LC_BIT 2 /* ia32 lock-check enable */
118 #define IA64_DCR_DM_BIT 8 /* defer TLB miss faults */
119 #define IA64_DCR_DP_BIT 9 /* defer page-not-present faults */
120 #define IA64_DCR_DK_BIT 10 /* defer key miss faults */
121 #define IA64_DCR_DX_BIT 11 /* defer key permission faults */
122 #define IA64_DCR_DR_BIT 12 /* defer access right faults */
123 #define IA64_DCR_DA_BIT 13 /* defer access bit faults */
124 #define IA64_DCR_DD_BIT 14 /* defer debug faults */
126 #define IA64_DCR_PP (__IA64_UL(1) << IA64_DCR_PP_BIT)
127 #define IA64_DCR_BE (__IA64_UL(1) << IA64_DCR_BE_BIT)
128 #define IA64_DCR_LC (__IA64_UL(1) << IA64_DCR_LC_BIT)
129 #define IA64_DCR_DM (__IA64_UL(1) << IA64_DCR_DM_BIT)
130 #define IA64_DCR_DP (__IA64_UL(1) << IA64_DCR_DP_BIT)
131 #define IA64_DCR_DK (__IA64_UL(1) << IA64_DCR_DK_BIT)
132 #define IA64_DCR_DX (__IA64_UL(1) << IA64_DCR_DX_BIT)
133 #define IA64_DCR_DR (__IA64_UL(1) << IA64_DCR_DR_BIT)
134 #define IA64_DCR_DA (__IA64_UL(1) << IA64_DCR_DA_BIT)
135 #define IA64_DCR_DD (__IA64_UL(1) << IA64_DCR_DD_BIT)
137 /* Interrupt Status Register */
138 #define IA64_ISR_X_BIT 32 /* execute access */
139 #define IA64_ISR_W_BIT 33 /* write access */
140 #define IA64_ISR_R_BIT 34 /* read access */
141 #define IA64_ISR_NA_BIT 35 /* non-access */
142 #define IA64_ISR_SP_BIT 36 /* speculative load exception */
143 #define IA64_ISR_RS_BIT 37 /* mandatory register-stack exception */
144 #define IA64_ISR_IR_BIT 38 /* invalid register frame exception */
145 #define IA64_ISR_CODE_MASK 0xf
147 #define IA64_ISR_X (__IA64_UL(1) << IA64_ISR_X_BIT)
148 #define IA64_ISR_W (__IA64_UL(1) << IA64_ISR_W_BIT)
149 #define IA64_ISR_R (__IA64_UL(1) << IA64_ISR_R_BIT)
150 #define IA64_ISR_NA (__IA64_UL(1) << IA64_ISR_NA_BIT)
151 #define IA64_ISR_SP (__IA64_UL(1) << IA64_ISR_SP_BIT)
152 #define IA64_ISR_RS (__IA64_UL(1) << IA64_ISR_RS_BIT)
153 #define IA64_ISR_IR (__IA64_UL(1) << IA64_ISR_IR_BIT)
155 /* ISR code field for non-access instructions */
156 #define IA64_ISR_CODE_TPA 0
157 #define IA64_ISR_CODE_FC 1
158 #define IA64_ISR_CODE_PROBE 2
159 #define IA64_ISR_CODE_TAK 3
160 #define IA64_ISR_CODE_LFETCH 4
161 #define IA64_ISR_CODE_PROBEF 5
163 #ifdef XEN
164 #include <asm/xenkregs.h>
165 #endif
167 #endif /* _ASM_IA64_kREGS_H */